Publication:
An FPGA implementation of 2-D CNN Gabor-type filter

Placeholder

Organizational Units

Program

Authors

Saatçı, Ertuğrul
Cesur, Evren
Tavşanoğlu, Vedat
Kale, İzzet

Advisor

Date

Language

Journal Title

Journal ISSN

Volume Title

Abstract

A field programmable gate array (FPGA) implementation of the Gabor-type filter is presented. The implementation uses the forward Euler approximation with optimal step size to solve the CNN cell-state equation. The FPGA is implemented on Xilinx Spartan XC3S400 device using 219 slices. An image of dimension 60 x 60 can be processed without using any external RAM only with the block RAM.

Description

Source:

Keywords:

Keywords

Citation

Endorsement

Review

Supplemented By

Referenced By

0

Views

0

Downloads